The Functional BIST approach is a rather new BIST technique based on exploiting embedded system functionality to generate deterministic test patterns during BIST The approach takes advantages of two well-known testing techniques, the arithmetic BIST approach and the reseeding method.
Introduction
Recently a rather new BIST technique have been proposed, aiming at covering not random testable faults via deterministic test pattems generated through the available system modules. The basic idea of the approach can be summarized as follows: let two modules MI and M, be given, both part of the system mission logic and functionally connected. During testing, control MI in such a way that its outputs are suitable test pattems for module M,. M, is typically a sequential circuit, and hl, is a combinational or pipelined unit.
The approach takes advantages of two well-known testing techniques, the arithmetic BIST approach [ 
] [ 2 ]
and the reseeding method [3] [4] . From the former it derives the idea of exploiting the available system functionality for testing the system itself, and from the I This work was partially supported by Deutscher Akurlemischer Austuuschdienst (DAAD) and by the Corferetizu dei Renori delle Uriiversitd Ituliurie (CRUI), under the Vigorti Project 1999 Project -2000 latter the idea of adequately initialize (seed) the test pattem generator unit to generate deterministic test sets.
The approach has been named Functional BIST
[5][6][7]
[8], since it is not restricted to any specific modules MI but it can work with any type of functions.
The target application scenario is testing the actual System-On-Chips (SoCs), which include a variety of functional units, library modules (e.g., ALU, MAC, LFSR, etc.), as well as custom blocks. These modules usually form a strongly connected network, in which each unit is functionally linked to many other system modules either by bus-or by multiplexer-oriented interconnections.
Because of the novelty of the approach, so far a few papers addressed the problem of computing the appropriate initialization values (reseedings) for a given unit M, used as test pattem generator (TF'G). [SI proposes a simulation-based and an analytic method to compute the initialization values for an adder-based TPG.
[6] still deals with adder based accumulator structures, and is able to compute seeds so that the resulting test sequences obtain complete fault coverage for all the ISCA'S85 circuits and the combinational parts of the ISCAS'89 circuits [9] [ IO] . [7] [8] present a universal algorithm called GATSBY (Genetic Algorithm based Test Synthesis tool for BIST applications), to compute the initialization values for a generic module used as TPG. Different test pattem generators were evaluated taking into account the parameters test length, area overhead, and fault coverage. Experiments show that GATSBY was able to outperform results presented into the literature and customized on specialized cases. However, since the GATSBY computation process strongly relies on simulation, the approach is not applicable to large circuits.
The goal of the present paper is to propose an effective method for reseeding computation. The approach guarantees the same flexibility of GATSBY but provides better reseeding solutions reducing the area overhead, and allows dealing with larger Unit Under Tests. The key point of the presented approach consists in formalizing a very innovative problem by resorting to the set covering techniques, which are well known in the computer design area and have been widely used in the past. The aim of the approach is testing a given system through the functionalities available into the system itself.
The modules used as a the Test Pattern Generators (TPGs) are generally sequential circuits, having input and internal state register partially or fully accessible, either via parallel load or in full-scan mode. To generate the appropriate test sequence, the TPG is first seeded by setting its state register and its inputs register to two initialization values, respectively 6 and 0. Then, the TPG is let evolve for T clock cycles. During the TPG evolution, ,the TPG input register remains 0, but the content of the state register is potentially updated at each clock cycle. The Test Set (TS) computed by the TPG is the sequence of T pattems which appears on the TPG outputs, one pattern p, at each clock cycle tJ, 0 I j < T: TS={po, p2, ...P~.~). The test set TS is characterized through the intrinsic functionality of the TPG itself as well as the triplet of values 6, 0, and T employed to control the TPG evolution.
Two elements mainly contribute in defining the quality of the test set: the fault coverage (FC%) and the test length
Experiments in [7] and in [8] showed that the complete fault coverage is not always achieved through a single triplet when dealing with large Unit Under Tests (UUTs). In this case, multiple TPG reseedings are required: periodically the TPG evolution has to be stopped and restarted with a new triplet, until the target fault coverage is reached.
A reseeding solution is a set of K triplets U O~ i <K (6, 0, T),, which are sequentially applied to the TPG. Each triplet drives the TPG evolution generating a test set TS, which detects a percentage AFC%, of the UUT faults not covered by the other triplets. The overall test set TS is therefore the union of the test sets TSi generated by each triplet: TS= TSOU TSI U TS2 U ... TSK.1; it is characterized by a global test length T=C o s i < K T, and the fault coverage FC% = c o An optimal reseeding solution can be computed by trading-off the number of reseedings vs. area overhead and test length. A low number of reseedings allows minimizing the area needed to store the triplets (e.g., in a ROM), but usually a larger test length is necessary and the 100% of testable fault coverage is not always guaranteed. On the other hand, large number of reseedings guarantees the target fault coverage, with a shorter test length, but it implies more area overhead.
The Set Covering Model
The present paper addresses the computation of an optimal reseeding solution, which minimizes the number of reseedings. This value in fact strongly impacts on the applicability of the approach since it affects the area overhead.
Let F=(f,, f i , f ; , ....) be the target list of stuck-at faults of the combinational circuit to be tested. Our purpose is to compute a minimal set of triplets U(&, 0, T), such as the resulting test set TS= uTSi guarantees the detection of all the faults belonging to F. This problem can be formalized as an instance of the set covering problem. In the following, for sake of readiness, the triplet of values (6, 0, T), will be denoted as triplet,.
Let us start with a initial reseeding of M triplets T= (tripleto, triplet,, ..., trip/etM.l by the test set TS,, generated by triplet,. The object of the research becomes find a set N of triplets, N _c T, such that uv,nlcl, E N F(tripleti) = F and N has minimum cardinality. Definition: A set N of triplets is a minimal solution iff none its triplet can be removed without affecting the detection of F. Therefore, each triplet, E N is necessary to detect at least one faultf,E F, which is not covered by any other triplet of N .
To map this problem as an instance of the set covering problem, let define a matrix, named in this context The quality of the final solution N strongly depends on both the goodness of the initial solution T as well as on the adopted set covering algorithm. In the following three Sections, these aspects will be analyzed in detail.
Building up the Detection Matrix
The initial reseeding Tis generated by resorting to the test set ATPGTS provided by a commercial gate-level ATPG tool, which guarantees complete covering of F. The cardinality of T is fixed equal to the test length of
A TPGTS.
Being ATPGTS a sequence of M patterns pl, ATPGTS one pattern pi. and the value G is randomly selected. The number 7 of clock cycles for triplet evolution is experimentally tuned and applied to all the triplets of T .
Fixing r='O', the test set TS provided by the reseeding corresponds to the ATPG test set ATPGTS.
Detection Matrix Reduction
=(po, p 2 . ... pM., }, for each triplet, of T the value 8 is set to First, the Detection Matrix is simplified using essentiality and dominance methods [ 171. The two techniques are iteratively applied until the matrix cannot be reduced any more.
Definition: triplet, is essential or necessary iff at least one faultj+ F is detected only by one of the pattern belonging to TS,. 1 must be further analyzed by resorting to alternative solving algorithms. Depending on the size of the matrix, either exact approaches or local research and metaheuristic techniques are applied. Experiments reported in Section 4 show that on this kind of problems the reduction process is highly effective, and the size of the reduced matrix allow to deal it with an exact algorithm. In particular, among the algorithms available into the literature, we decided to adopt the linear programming software package LINGO, an effective commercial tool that addresses the exact solution of combinational optimization problems [ 161. Builder builds up a triplet, for each pattern pi belonging to ATPGTS and computes the corresponding test set TS,, seeding the TPG by triplet, and let it evolving for T, clock cycles. The fault coverage AFC, for TS, is gathered fault simulating TS, on F through the TestGen fault simulator. To build the matrix, the value T, is experimentally tuned and fixed equal for all the triplets of T.
Experimental results
As TPGs, we focus on three accumulator-based units including arithmetic functions such as adder, multiplier and subtracter, which are quite common in the actual SoCs. As UUT we consider the ISCAS'85 and the fullscan version of ISCAS'89 benchmark circuits [9] [ lo], which are not random testable by 10k patterns. Final reseeding solutions are collected in Table 1, whereas Table  2 and Figure 2 allow a deeper analysis of the results. Experiments were run on a Sun SparcStation 5/110 with 64Megabytes of RAM. . On all the circuits (except s838) the set covering based approach sensibly reduces the number of reseedings with respect to GATSBY the improvement ranks from -2 to -25 triplets and interests all the three considered TPGs. Therefore, without loosing generality, the approach proposed in this paper provides solution significantly less costly in terms of area overhead to store the triplets. No comparison is available for s13207 and ~1 5 8 5 0 since the two circuits were too large to be dealt with by GATSBY.
One of the advantages of the set covering based approach rely on the fact that it shorts the computation time, allowing to better exploit the trade-off between the number of reseedings and the test length, possibly dealing with larger test sequences. W.r.t. GATSBY, the number of fault simulations is reduced and limited to the construction of the Detection Matrix.
In the case of multiple reseedings, the global test length reported in Table 1 is computed deleting from each test set TS, the last subsequence of pattems not contributing to the fault coverage AFC,. For each triplet therefore we assume to store both the seeding values 6 and CY, and the actual number of clock cycles for the evolution. The area overhead can be further reduced let evolving all the triplets for the same interval of time. In this case the value T must be the largest number of clock cycles among the ones required by each triplet of the reseeding solution. Figure 2 focuses on the trade-off between the number of reseedings and the test length, in the case of the circuit s1238 and considering as TPG an adder based accumulator. Starting from a test length of 5,427 and progressively increasing this value to 15,55 I , the number of triplets decreases from 11 to 2. Table 2 focuses on the complexity of the problem, and on the characteristics of the reseeding solutions. The first column of Table 2 reports the size of the initial Detection Matrix, expressed as #Tripletsx#Faults. By construction #Triplets is the test length of the TestGen test set. The remaining columns show, for each TPG, the impact of the reduction techniques and the contribution of LINGO. Experiments show that the reduction is quite effective on this kind of problems, allowing to significantly prune the Detection Matrix and providing a matrix that can be processed by LINGO. On some examples (c499, c880, ~1 3 5 5 , c1908, s820, s838, s953, ~1 4 2 3 , ~15850) the reseeding solution only contains necessary triplets, being the matrix empty after reduction. On the others, the reseeding includes either no necessary triplets (s420, s641, s1238, ~5 3 7 8 , s9234, ~1 3 2 0 7 ) or both necessary triplets and triplets computed by LINGO (~7 5 5 2 , ~9234). 
Conclusions
The present paper works in the area of the Functional BIST and proposes an effective method, based on set covering techniques, for optimal reseeding computation. Experiments show that the approach allows conjugating effectiveness and high flexibility. On one hand, it is not customized on specific test pattem generators. On the other hand, it allows exploiting the trade-off between area overhead and global test length, and it provides reseeding solutions with minimum area overhead. 
